885(5 ,OrangePi Zero Plus202xunlong,orangepi-zero-plus2allwinner,sun50i-h5chosen =Dserial0:115200n8framebuffer-hdmi02allwinner,simple-framebuffersimple-framebufferPmixer0-lcd0-hdmicfo jdisabledframebuffer-tve02allwinner,simple-framebuffersimple-framebufferPmixer1-lcd1-tvecg jdisabledclocks =osc24M_clkq 2fixed-clock~n6osc24M osc32k_clkq 2fixed-clock~osc32k internal-osc-clkq 2fixed-clock~$ioscsoc 2simple-bus =clock@1000000ce0modbus"q2allwinner,sun50i-h5-de2-clksyscon@1c00000,2allwinner,sun8i-h3-system-controllersyscondma-controller@1c020002allwinner,sun8i-h3-dma  2cmmc@1c0f000ahb <jokay 12allwinner,sun50i-h5-mmcallwinner,sun50i-a64-mmccGahbmmcdefault ",mmc@1c10000ahb =jokay 12allwinner,sun50i-h5-mmcallwinner,sun50i-a64-mmccJahbmmcdefault 5B"Mwifi@12brcm,bcm4329-fmac   [host-wakemmc@1c11000 ahb >jokay 32allwinner,sun50i-h5-emmcallwinner,sun50i-a64-emmccMahbmmcdefault "Mkusb@1c190002allwinner,sun8i-h3-musbc  G[mc| usb  jdisabledphy@1c194002allwinner,sun8i-h3-usb-phy(,phy_ctrlpmu0pmu1pmu2pmu3 cXYZ[$usb0_phyusb1_phyusb2_phyusb3_phy ,usb0_resetusb1_resetusb2_resetusb3_reset jdisabled usb@1c1a000%2allwinner,sun8i-h3-ehcigeneric-ehci Hc!% jdisabledusb@1c1a400%2allwinner,sun8i-h3-ohcigeneric-ohci Ic!%\ jdisabledusb@1c1b000%2allwinner,sun8i-h3-ehcigeneric-ehci Jc"&| usb jdisabledusb@1c1b400%2allwinner,sun8i-h3-ohcigeneric-ohci Kc"&]| usb jdisabledusb@1c1c000%2allwinner,sun8i-h3-ehcigeneric-ehci Lc#'| usb jdisabledusb@1c1c400%2allwinner,sun8i-h3-ohcigeneric-ohci Mc#'^| usb jdisabledusb@1c1d000%2allwinner,sun8i-h3-ehcigeneric-ehci Nc$(| usb jdisabledusb@1c1d400%2allwinner,sun8i-h3-ohcigeneric-ohci Oc$(_| usb jdisabledclock@1c20000c  hoscloscq2allwinner,sun50i-h5-ccupinctrl@1c20800$ c6 apbhosclosc2allwinner,sun50i-h5-pinctrlemac0BPD0PD1PD2PD3PD4PD5PD7PD8PD9PD10PD12PD13PD15PD16PD17emac(i2c0 PA11PA12i2c0i2c1 PA18PA19i2c1i2c2 PE12PE13i2c2mmc0PF0PF1PF2PF3PF4PF5mmc0mmc0_cd_pinPF6gpio_inmmc1PG0PG1PG2PG3PG4PG5mmc1mmc2_8bit3PC5PC6PC8PC9PC10PC11PC12PC13PC14PC15PC16mmc2 spdifPA17spdifspi0PC0PC1PC2PC3spi0spi1PA15PA16PA14PA13spi1uart0PA4PA5uart0uart1PG6PG7uart1uart1_rts_ctsPG8PG9uart1uart2PA0PA1uart2uart3 PA13PA14uart3uart3_rts_cts PA15PA16uart3timer@1c20c002allwinner,sun4i-a10-timer c ethernet@1c300002allwinner,sun8i-h3-emac R[macirq  stmmacethc stmmaceth  jdisabledmdio 2snps,dwmac-mdiomdio-mux2allwinner,sun8i-h3-mdio-mux mdio@1!2allwinner,sun8i-h3-mdio-internal ethernet-phy@12ethernet-phy-ieee802.3-c22cC'mdio@2 spi@1c680002allwinner,sun8i-h3-spiƀ AcRahbmod*/rxtxdefault  jdisabled spi@1c690002allwinner,sun8i-h3-spiƐ BcSahbmod*/rxtxdefault  jdisabled watchdog@1c20ca02allwinner,sun6i-a31-wdt  spdif@1c2100092allwinner,sun8i-h3-spdif c5W) apbspdif*/tx jdisabledpwm@1c214002allwinner,sun8i-h3-pwmc J jdisabledi2s@1c2200092allwinner,sun8i-h3-i2s  c8Tapbmod*+/rxtx jdisabledi2s@1c2240092allwinner,sun8i-h3-i2s$ c9Uapbmod*,/rxtx jdisabledcodec@1c22c0092allwinner,sun8i-h3-codec, c4m apbcodec(*/rxtxU jdisabledserial@1c280002snps,dw-apb-uart€ uc>1*/rxtxjokaydefault serial@1c284002snps,dw-apb-uart„ uc?2*/rxtxjokaydefault serial@1c288002snps,dw-apb-uartˆ uc@3*/rxtx jdisabledserial@1c28c002snps,dw-apb-uartŒ ucA4*  /rxtx jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c¬ c;.default  jdisabled i2c@1c2b0002allwinner,sun6i-a31-i2c° c</default  jdisabled i2c@1c2b4002allwinner,sun6i-a31-i2c´ c=0default  jdisabled interrupt-controller@1c81000 2arm,gic-400  @ `   rtc@1f000002allwinner,sun6i-a31-rtcT()clock@1f014002allwinner,sun8i-h3-r-ccuc  hoscloscioscpll-periphqcodec-analog@1f015c0 2allwinner,sun8i-h3-codec-analogir@1f020002allwinner,sun5i-a13-irc apbir % @ jdisabledpinctrl@1f02c002allwinner,sun8i-h3-r-pinctrl, -c apbhosclosc irPL11 s_cir_rxcpus cpu@02arm,cortex-a53arm,armv8cpupscicpu@12arm,cortex-a53arm,armv8cpupscicpu@22arm,cortex-a53arm,armv8cpupscicpu@32arm,cortex-a53arm,armv8cpupscipsci 2arm,psci-0.2smctimer2arm,armv8-timer0   aliases/soc/serial@1c28000vcc3v32regulator-fixedvcc3v32Z2Zwifi_pwrseq2mmc-pwrseq-simpledefault  interrupt-parent#address-cells#size-cellsmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatus#clock-cellsclock-frequencyclock-output-namesphandleclock-accuracyregclock-namesresets#reset-cellsinterrupts#dma-cellsreset-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosvqmmc-supplymmc-pwrseqnon-removableinterrupt-namescap-mmc-hw-resetphysphy-namesextconreg-names#phy-cellsgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-upsysconmdio-parent-busdmasdma-names#sound-dai-cells#pwm-cellsallwinner,codec-analog-controlsreg-shiftreg-io-widthdevice_typeenable-methodserial0regulator-nameregulator-min-microvoltregulator-max-microvoltreset-gpiospost-power-on-delay-ms