Ð þí‘8(uä  ,Pine H64$2pine64,pine-h64allwinner,sun50i-h6cpus cpu@02arm,cortex-a53arm,armv8=cpuIMpscicpu@12arm,cortex-a53arm,armv8=cpuIMpscicpu@22arm,cortex-a53arm,armv8=cpuIMpscicpu@32arm,cortex-a53arm,armv8=cpuIMpsciinternal-osc-clk[ 2fixed-clockhô$xᣇioscšosc24M_clk[ 2fixed-clockhn6‡osc24Mšosc32k_clk[ 2fixed-clockh€‡osc32kšpsci 2arm,psci-0.2Tsmctimer2arm,armv8-timer0¢   soc 2simple-bus ­clock@30010002allwinner,sun50i-h6-ccuI ´»hosclosciosc[Çšinterrupt-controller@3021000 2arm,gic-400 I @ `  ¢ Ôéšpinctrl@300b0002allwinner,sun50i-h6-pinctrlI°0¢356;´»apbhoscloscú Ôéuart0-phPH0PH1uart0šserial@50000002snps,dw-apb-uartI ¢$.´F;BokayIdefaultWserial@50004002snps,dw-apb-uartI ¢$.´G; Bdisabledserial@50008002snps,dw-apb-uartI ¢$.´H; Bdisabledserial@5000c002snps,dw-apb-uartI  ¢$.´I; Bdisabledclock@70100002allwinner,sun50i-h6-r-ccuI´»hoscloscioscpll-periph[Çšinterrupt-controller@702100062allwinner,sun50i-h6-r-intcallwinner,sun6i-a31-r-intcÔéI ¢`pinctrl@70220002allwinner,sun50i-h6-r-pinctrlI ¢io´»apbhoscloscú Ôér-i2cPL0PL1s_i2cši2c@70814002allwinner,sun6i-a31-i2cI ¢k´;IdefaultWBokay rtc@51 2nxp,pcf8563IQ[aliasesa/soc/serial@5000000choseniserial0:115200n8 interrupt-parent#address-cells#size-cellsmodelcompatibledevice_typeregenable-method#clock-cellsclock-frequencyclock-accuracyclock-output-namesphandleinterruptsrangesclocksclock-names#reset-cellsinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellspinsfunctionreg-shiftreg-io-widthresetsstatuspinctrl-namespinctrl-0serial0stdout-path